

FIG.1(a) prior art




FIG.1(b) prior art




FIG.1(c) prior art




FIG.2(a) current art SRAM operation




FIG.2(b) current art DRAM operation




FIG.2(c)




FIG.3(a)




FIG.3(b)




FIG.4(a)




FIG.4(b)




FIG.4(c)




FIG.4(d)




FIG.4(e)




FIG.5(a) DPATR method




FIG.5(b) DP method




FIG.5(c) SDP method




FIG.5(d) PDP method




FIG.6(a)




FIG.6(b)




FIG.6(c)




FIG.7

